git-svn-id: https://spexeah.com:8443/svn/Asuro@241 6dbc8c32-bb84-406f-8558-d1cf31a0ab0c
This commit is contained in:
aaron
parent
cffe840208
commit
9ef2bb7b4d
@ -8,69 +8,6 @@
|
||||
************************************************ }
|
||||
unit ATA;
|
||||
|
||||
{$MACRO ON}
|
||||
{$define ATA_SR_BSY := 0x80 }
|
||||
{$define ATA_SR_DRDY := 0x40 }
|
||||
{$define ATA_SR_DF := 0x20 }
|
||||
{$define ATA_SR_DSC := 0x10 }
|
||||
{$define ATA_SR_DRQ := 0x08 }
|
||||
{$define ATA_SR_CORR := 0x04 }
|
||||
{$define ATA_SR_IDX := 0x02 }
|
||||
{$define ATA_SR_ERR := 0x01 }
|
||||
|
||||
{$define ATA_CMD_READ_PIO := 0x20 }
|
||||
{$define ATA_CMD_READ_PIO_EXT := 0x24 }
|
||||
{$define ATA_CMD_READ_DMA := 0xC8 }
|
||||
{$define ATA_CMD_READ_DMA_EXT := 0x25 }
|
||||
{$define ATA_CMD_WRITE_PIO := 0x30 }
|
||||
{$define ATA_CMD_WRITE_PIO_EXT := 0x34 }
|
||||
{$define ATA_CMD_WRITE_DMA := 0xCA }
|
||||
{$define ATA_CMD_WRITE_DMA_EXT := 0x35 }
|
||||
{$define ATA_CMD_CACHE_FLUSH := 0xE7 }
|
||||
{$define ATA_CMD_CACHE_FLUSH_EXT := 0xEA }
|
||||
{$define ATA_CMD_PACKET := 0xA0 }
|
||||
{$define ATA_CMD_IDENTIFY_PACKET := 0xA1 }
|
||||
{$define ATA_CMD_IDENTIFY := 0xEC }
|
||||
|
||||
{$define ATAPI_CMD_READ := 0xA8 }
|
||||
{$define ATAPI_CMD_EJECT := 0x1B }
|
||||
|
||||
{$define ATA_IDENT_DEVICETYPE := 0 }
|
||||
{$define ATA_IDENT_CYLINDERS := 2 }
|
||||
{$define ATA_IDENT_HEADS := 6 }
|
||||
{$define ATA_IDENT_SECTORS := 12 }
|
||||
{$define ATA_IDENT_SERIAL := 20 }
|
||||
{$define ATA_IDENT_MODEL := 54 }
|
||||
{$define ATA_IDENT_CAPABILITIES := 98 }
|
||||
{$define ATA_IDENT_FIELDVALID := 106 }
|
||||
{$define ATA_IDENT_MAX_LBA := 120 }
|
||||
{$define ATA_IDENT_COMMANDSETS := 164 }
|
||||
{$define ATA_IDENT_MAX_LBA_EXT := 200 }
|
||||
|
||||
{$define IDE_ATA := 0x00 }
|
||||
{$define IDE_ATAPI := 0x01 }
|
||||
|
||||
{$define ATA_MASTER := 0x00 }
|
||||
{$define ATA_SLAVE := 0x01 }
|
||||
|
||||
{$define ATA_REG_DATA := 0x00 }
|
||||
{$define ATA_REG_ERROR := 0x01 }
|
||||
{$define ATA_REG_FEATURES := 0x01 }
|
||||
{$define ATA_REG_SECCOUNT0 := 0x02 }
|
||||
{$define ATA_REG_LBA0 := 0x03 }
|
||||
{$define ATA_REG_LBA1 := 0x04 }
|
||||
{$define ATA_REG_LBA2 := 0x05 }
|
||||
{$define ATA_REG_HDDEVSEL := 0x06 }
|
||||
{$define ATA_REG_COMMAND := 0x07 }
|
||||
{$define ATA_REG_STATUS := 0x07 }
|
||||
{$define ATA_REG_SECCOUNT1 := 0x08 }
|
||||
{$define ATA_REG_LBA3 := 0x09 }
|
||||
{$define ATA_REG_LBA4 := 0x0A }
|
||||
{$define ATA_REG_LBA5 := 0x0B }
|
||||
{$define ATA_REG_CONTROL := 0x0C }
|
||||
{$define ATA_REG_ALTSTATUS := 0x0C }
|
||||
{$define ATA_REG_DEVADDRESS := 0x0D }
|
||||
|
||||
interface
|
||||
|
||||
uses
|
||||
@ -80,57 +17,114 @@ uses
|
||||
terminal;
|
||||
|
||||
type
|
||||
intptr = ^uint32;
|
||||
|
||||
IDE_Channel_Registers = record
|
||||
base : uint16;
|
||||
ctrl : uint16;
|
||||
bmide : uint16;
|
||||
nIEN : uint8;
|
||||
end;
|
||||
ATA_Device = record
|
||||
|
||||
IDE_Device = record
|
||||
Reserved : uint8;
|
||||
Channel : uint8;
|
||||
Drive : uint8;
|
||||
dType : uint16;
|
||||
Signature : uint16;
|
||||
Capabilities : uint16;
|
||||
CommandSets : uint32;
|
||||
Size : uint32;
|
||||
Model : array[0..41] of uint8;
|
||||
end;
|
||||
|
||||
var
|
||||
ATA1 : uint32;
|
||||
ATA2 : uint32;
|
||||
ATA3 : uint32;
|
||||
ATA4 : uint32;
|
||||
BUS_MASTER : uint32;
|
||||
//0 = primary, 1 = secondary
|
||||
dataPort : array[0..1] of uint16;
|
||||
errorPort : array[0..1] of uint8;
|
||||
sectorCountPort : array[0..1] of uint8;
|
||||
lbaLowPort : array[0..1] of uint8;
|
||||
lbaMidPort : array[0..1] of uint8;
|
||||
lbaHiPort : array[0..1] of uint8;
|
||||
devicePort : array[0..1] of uint8;
|
||||
commandPort : array[0..1] of uint8;
|
||||
controlPort : array[0..1] of uint8;
|
||||
|
||||
channels : array[0..1] of IDE_Channel_Registers;
|
||||
devices : array[0..3] of IDE_Device;
|
||||
bytes_per_sector : uint16 = 512;
|
||||
|
||||
ide_buff : array[0..2048] of uint8;
|
||||
ide_irq_invoked : uint8 = 0;
|
||||
atapi_packet : array[0..11] of uint8 = ($AB, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0);
|
||||
controller : TPCI_device;
|
||||
|
||||
|
||||
|
||||
procedure init(device : TPCI_Device);
|
||||
procedure init(device : TPCI_device);
|
||||
procedure identify(drive : uint8; bus : uint8);
|
||||
procedure read28(sector : uint32);
|
||||
procedure write28(sector : uint32; data : intptr; count : uint32);
|
||||
procedure flush();
|
||||
|
||||
implementation
|
||||
|
||||
procedure init(device : TPCI_Device);
|
||||
begin
|
||||
ATA1 := device.address0;
|
||||
ATA2 := device.address1;
|
||||
ATA3 := device.address2;
|
||||
ATA4 := device.address3;
|
||||
BUS_MASTER := device.address4;
|
||||
procedure init(device : TPCI_device);
|
||||
begin
|
||||
|
||||
console.writehexln(ATA1);
|
||||
console.writehexln(ATA2);
|
||||
console.writehexln(BUS_MASTER);
|
||||
controller := device;
|
||||
controller.address0 := $1f0;
|
||||
// 0x1f0, 0x170
|
||||
console.writehexln(controller.address0);
|
||||
dataPort[0] := controller.address0;
|
||||
errorPort[0] := controller.address0 + 1;
|
||||
sectorCountPort[0] := controller.address0 + 2;
|
||||
lbaLowPort[0] := controller.address0 + 3;
|
||||
lbaMidPort[0] := controller.address0 + 4;
|
||||
lbaHiPort[0] := controller.address0 + 5;
|
||||
devicePort[0] := controller.address0 + 6;
|
||||
commandPort[0] := controller.address0 + 7;
|
||||
controlPort[0] := controller.address0 + $206;
|
||||
|
||||
identify($A0, $A0);
|
||||
identify($B0, $A0);
|
||||
end;
|
||||
|
||||
procedure identify(drive : uint8; bus : uint8);
|
||||
var
|
||||
status : uint8;
|
||||
busNo : uint8;
|
||||
i : uint16;
|
||||
data : array[0..265] of uint16;
|
||||
begin
|
||||
|
||||
busNo := 0;
|
||||
if bus = $A0 then busNo := 0;
|
||||
|
||||
outb(devicePort[busNo], drive);
|
||||
outb(controlPort[busNo], 0);
|
||||
outb(devicePort[busNo], bus);
|
||||
status := inb(commandPort[busNo]);
|
||||
|
||||
if status <> $FF then begin
|
||||
outb(devicePort[busNo], drive);
|
||||
outb(sectorCountPort[busNo], 0);
|
||||
outb(lbaLowPort[busNo], 0);
|
||||
outb(lbaMidPort[busNo], 0);
|
||||
outb(lbaHiPort[busNo], 0);
|
||||
outb(commandPort[busNo], $EC);
|
||||
status := inb(commandPort[busNo]);
|
||||
|
||||
if status = 0 then exit;
|
||||
|
||||
while((status and $08 = 08) and (status and $01 <> 1)) do begin
|
||||
status := inb(commandPort[busNo])
|
||||
end;
|
||||
status := inb(commandPort[busNo]);
|
||||
|
||||
if status and $01 = 1 then begin
|
||||
console.writestringln('ATA DEVICE ERROR');
|
||||
end else begin
|
||||
for i:=0 to 265 do begin
|
||||
data[i] := inw(dataPort[busNo]);
|
||||
console.writestringln(pchar(@data[i]));
|
||||
//console.writeint(data[i]);
|
||||
psleep(10);
|
||||
end;
|
||||
end;
|
||||
|
||||
end else begin
|
||||
console.writestringln('no device');
|
||||
end;
|
||||
|
||||
end;
|
||||
|
||||
procedure read28(sector : uint32); begin
|
||||
end;
|
||||
|
||||
procedure write28(sector : uint32; data : intptr; count : uint32); begin
|
||||
end;
|
||||
|
||||
procedure flush(); begin
|
||||
end;
|
||||
|
||||
|
||||
end.
|
||||
@ -12,7 +12,7 @@ interface
|
||||
|
||||
type
|
||||
|
||||
TPCI_Device = packed record
|
||||
TPCI_Device = bitpacked record
|
||||
device_id : uint16;
|
||||
vendor_id : uint16;
|
||||
status : uint16;
|
||||
|
||||
Loading…
x
Reference in New Issue
Block a user